



FIG. 1



79.36

CORE 0 110



152 101 100 153


122____tdi

123___tdo

CONTRÓL SWITCH

CORE 1 120

139



700

CONTROL SWITCH

123___tdo

CORE 1 120

122—村

(152 (<u>1</u>52

. 139

112 — tdi

→ tdo


113


130

CORE 0 110


F1G, 3d

F1G, 3c





INTEGRATED TEST BUS



F1G. 6

TAP CORE CONFIGURATION REGISTER






FIG. 7



F1G. 8



F1G. 9